

Explain the importance of three-state buffer. C.

1 of 2

Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8=50, will be treated as malpractice. Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

18CS33 CENTRA LIBRAR

OR

- Implement the following functions using 3:8 decoder 6 a. $f_1(a, b, c) = \sum m(0, 4, 6, 7)$ $f_2(a, b, c) = \sum m(1, 4, 5)$
 - Implement the following Boolean functions using an appropriate PLA: b. $f_1(a, b, c) = \sum m(0, 4, 7)$ $f_2(a, b, c) = \sum m(4, 6)$
 - Realize a full adder using PAL. C.

Module-4

- Explain the structure of VHDL program. Write VHDL code for 4-bit parallel adder using 7 a. full adder as component. (08 Marks)
 - With necessary diagrams, Explain switch debouncing with an S-R latch. b. (06 Marks) (06 Marks)
 - Explain D flip-flop with the help of timing diagram. C.

OR

- 8 Give the implementation of T-flip-flop from D flip-flop. a.
 - Explain master-slave J-K flip-flop operation. b.
 - Derive the characteristic equations for the following flip-flops: c.
 - S-R flip-flop i)
 - ii) D-flip flop
 - T-flip-flop iii)
 - iv) J-K flip-flop.

(08 Marks)

(04 Marks)


(08 Marks)

Module-5

- With neat sketch, explain the working principle of Serial Input Serial Output (SISO) shift 9 а register. (06 Marks)
 - b. Design 3 bit synchronous binary counter using transition table of T-flip-flop (08 Marks)
 - Explain how 4 bit register with data, load, clear and clock input is constructed using D-flip-C. flops. (06 Marks)

OR

- With the help of state graph, state and transition table and timing diagram, explain sequential 10 a. parity checker. (06 Marks)
 - With the help of block diagram, explain the working principle of n-bit parallel adder with b. accumulator. (08 Marks)
 - Analyze following Moore sequential circuit for an input sequence X = 01101 and draw the c. timing diagram. (06 Marks)



(06 Marks)

(06 Marks)

(08 Marks)